What is claimed is:

1. A method of using a branch target buffer having a plurality of banks, comprising: 1 receiving an Instruction Pointer (IP) signal, the instruction pointer signal comprising an 2 3 IP tag field and an IP set field; reading a plurality of entries corresponding to the IP set field, each of the entries 4 5 comprising an entry tag, an entry bank, and entry data; and 6 comparing (i) each entry tag and entry bank with (ii) the IP tag and each of the plurality of banks. **7**. . 1 2. The method of claim 1, further comprising selecting data based on results of said 2 comparing. 3. The method of claim 1, wherein said comparing concatenates (i) each entry tag and 1 entry bank and (ii) the IP tag and a number representing each of the plurality of banks. 2 4. The method of claim 2, wherein each entry further comprises an entry valid field and 1 2 said selecting is further based on the entry valid field. 1 5. The method of claim 1, wherein the plurality of banks in the branch target buffer are 2 implemented in a single array. 1 6. The method of claim 1, wherein each entry further comprises an entry valid field and 2 . different entries do not have identical entry tag, entry bank and entry valid values.

Docket No.: 2207/6842

1	7. The method of claim 1, further comprising decoding the IP set field.
1	8. The method of claim 2, wherein said selecting selects data providing branch
2	information related to a cache line that is being read.
1	9. The method of claim 1, wherein each of the plurality of banks is organized in a set
2	associative fashion.
1	10. A banked branch target buffer, comprising:
2	an input port configured to receive a look-up Instruction Pointer (IP) comprising an IP tag
3	field and an IP set field, the IP set field identifying a plurality of information entries comprising
4	an entry tag, an entry bank and entry data; and
5	a comparator coupled to said input port and configured to compare (i) the IP tag and a
6	bank identifier with (ii) the entry tag and entry bank of each information entry.
1	11. The banked branch target buffer of claim 10, wherein said comparator compares (i)
2	each entry tag concatenated with the entry bank for that entry and (ii) the IP tag concatenated
3	with a number representing each of the plurality of banks.
1	12. The banked branch target buffer of claim 10, wherein each entry further comprises an
2	entry valid field and data is select based on the entry valid field.

13. The banked branch target buffer of claim 10, wherein the branch target buffer has a plurality of banks implemented in a single array. 2 14. The banked branch target buffer of claim 13, wherein each of the plurality of banks is 1 2 organized in a set associative fashion. 15. The banked branch target buffer of claim 10, wherein each entry further comprises an entry valid field and different entries do not have identical entry tag, entry bank and entry valid 2 3 values. 16. The banked branch target buffer of claim 10, wherein the IP set field is decoded and 1 2 used to read out the entries. 17. The banked branch target buffer of claim 10, wherein data is selected to provide 2 branch information related to a cache line that is being read. 1 18. In a computer processor coupled to a memory, said memory divided into memory 2 blocks, a branch prediction mechanism, said branch prediction mechanism predicting a block of 3 memory to fetch based upon an instruction pointer that points to a currently executing 4 instruction, said branch instruction prediction mechanism comprising: 5 a branch target buffer cache comprising a plurality of ordered branch target buffer banks

formed as a single array, each said ordered branch target buffer bank comprising a plurality of

6

branch entries storing information about branch instructions addressed by address bits specifying 7 a different subblock within said memory blocks; 8 a branch prediction circuit, said branch prediction circuit receiving said instruction 9 pointer, said branch prediction circuit indexing into all of said ordered branch target buffer banks 10 of said branch target buffer cache circuit fetching at most one branch entry from each said 11 12 plurality of branch target buffer banks; and a prioritizer circuit, said prioritizer circuit indicating the selection of one of said branch 13 entries fetched by said branch prediction circuit from said ordered branch target buffer banks by 14 15 selecting a first taken branch instruction located after said instruction pointer. 19. In a computer system, a method of predicting a block of memory to fetch based upon 1 an instruction pointer that points to a currently executing instruction, said method comprising: 2 receiving a current instruction pointer in a branch prediction mechanism, said branch 3 prediction mechanism comprising a plurality of ordered branch target buffer banks formed as a 4 5 single array; 6 indexing into all of said plurality of ordered branch target buffer banks, each said branch 7 target buffer bank comprising a plurality of branch entries storing information about branch. 8 instructions addressed by address bits specifying a different subblock within said memory 9 blocks; 10 retrieving at most one ordered branch entry from each said ordered branch target buffer 11 banks; and 12

selecting a next upcoming branch instruction from said retrieved ordered branch entries.